Method to vertically align multi-level cells

ABSTRACT

Methods, systems, and devices for improving uniformity between levels of a multi-level signal are described. Techniques are provided herein to unify vertical alignment between data transmitted using multi-level signaling. Such multi-level signaling may be configured to capture transmitted data during a single clock cycle of a memory controller. An example of multi-level signaling scheme may be pulse amplitude modulation (PAM). Each unique symbol of the multi-level signal may be configured to represent a plurality of bits of data.

CROSS REFERENCE

The present Application for Patent claims priority to U.S. Provisional Patent Application No. 62/542,182 by Hollis et al., entitled “METHOD TO VERTICALLY ALIGN MULTI-LEVEL CELLS,” filed Aug. 7, 2017, assigned to the assignee hereof, and expressly incorporated by reference herein.

BACKGROUND

The following relates generally to operating a memory array and more specifically to vertically-aligning symbols of a multi-level signal.

Memory devices are widely used to store information in various electronic devices such as computers, wireless communication devices, cameras, digital displays, and the like. Information is stored by programing different states of a memory device. For example, binary devices have two states, often denoted by a logic “1” or a logic “0.” In other systems, more than two states may be stored. To access the stored information, a component of the electronic device may read, or sense, the stored state in the memory device. To store information, a component of the electronic device may write, or program, the state in the memory device.

Various types of memory devices exist, including magnetic hard disks, random access memory (RAM), read only memory (ROM), dynamic RAM (DRAM), synchronous dynamic RAM (SDRAM), ferroelectric RAM (FeRAM), magnetic RAM (MRAM), resistive RAM (RRAM), flash memory, phase change memory (PCM), and others. Memory devices may be volatile or non-volatile. Non-volatile memory, e.g., FeRAM, may maintain their stored logic state for extended periods of time even in the absence of an external power source. Volatile memory devices, e.g., DRAM, may lose their stored state over time unless they are periodically refreshed by an external power source. FeRAM may use similar device architectures as volatile memory but may have non-volatile properties due to the use of a ferroelectric capacitor as a storage device. FeRAM devices may thus have improved performance compared to other non-volatile and volatile memory devices.

Improving memory devices, generally, may include increasing memory cell density, increasing read/write speeds, increasing reliability, increasing data retention, reducing power consumption, or reducing manufacturing costs, among other metrics.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates an example of a memory device that supports features and operations of vertically-aligning symbols of a multi-level signal in accordance with examples of the present disclosure.

FIG. 2 illustrates an example of an eye diagram for a cell that supports features and operations of vertically-aligning symbols of a multi-level signal in accordance with examples of the present disclosure.

FIG. 3 illustrates an example of a memory device that supports features and operations of vertically-aligning symbols of a multi-level signal in accordance with examples of the present disclosure.

FIGS. 4a and 4b illustrate examples memory devices that support features and operations of vertically-aligning symbols of a multi-level signal in accordance with examples of the present disclosure.

FIG. 5 illustrates an example of a memory device that supports features and operations of vertically-aligning symbols of a multi-level signal in accordance with examples of the present disclosure.

FIG. 6 illustrates an example of a memory device that supports features and operations of vertically-aligning symbols of a multi-level signal in accordance with examples of the present disclosure.

FIG. 7 is a flowchart that illustrates a method or methods for vertically-aligning symbols of a multi-level signal in accordance with examples of the present disclosure.

DETAILED DESCRIPTION

Some memory devices may transfer data across a large number of channels in a memory device using multi-level signaling. Such multi-level signaling may be configured to increase a data transfer rate without increasing the frequency of data transfer and/or a transmit power of the communicated data. An example of a multi-level signaling scheme may be pulse amplitude modulation (PAM), where unique symbol of the multi-level signal may be configured to represent a plurality of bits of data.

In PAM (e.g., PAM4, PAM8, etc.) signaling schemes, a timing offset between transmitted data may exist. For example, timing offsets may result in a degradation of voltage margins and may result in uncaptured data during a given clock cycle. Thus it is desirable for data to be vertically aligned in order for it to be captured within a single clock cycle. In some examples, calibrating the timing output of signals transmitted from multi-leg drivers may result in more-uniform vertical alignment. To calibrate the timing output, data output from the driver may be received and analyzed, for example, by a memory controller. In analyzing the data signal, an offset in the timing of the data may be determined. This timing offset may correspond to the vertical alignment of the transmitted data. Upon determining timing offset, for example, a delay component may be implemented to adjust the timing of one or more data streams output by the multi-leg driver. This adjustment (e.g., a calibration) may result in more-uniform vertical alignment of the received data.

Features of the disclosure introduced above are further described below in the context of a memory device. Specific examples are then described for a memory device that supports vertically-aligning symbols of a multi-level signal. These and other features of the disclosure are further illustrated by and described with reference to apparatus diagrams, system diagrams, and flowcharts that relate to vertically-aligning symbols of a multi-level signal.

FIG. 1 illustrates an example memory subsystem 100 in accordance with various examples of the present disclosure. The memory subsystem 100 may also be referred to as an electronic memory apparatus. The memory subsystem 100 may be configured to utilize multi-level signaling to communicate data between various components of the memory subsystem 100. Some examples of the multi-level signaling may include PAM signaling such as PAM4 signaling, PAM8 signaling, etc. The memory subsystem 100 may include an array of memory cells 105, a controller 110, a plurality of channels 115, signaling interfaces 120, other components, or a combination thereof.

A memory subsystem 100 may use multi-level signaling to increase an amount of information transmitted using a given bandwidth of frequency resources. In binary signaling, two symbols of a signal (e.g., two voltages levels) are used to represent up to two logic states (e.g., logic state ‘0’ or logic state ‘1’). In multi-level signaling, a larger library of symbols may be used to represent data. Each symbol may represent more than two logic states (e.g., logic states with multiple bits). For example, if the signal is capable of four unique symbols, the signal may be used to represent up to four logic states (e.g., ‘00’, ‘01’, ‘10’, and ‘11’). As a result, multiple bits of data may be compressed into a single symbol, thereby increasing the amount of data communicated using a given bandwidth.

In some cases of multi-level signaling, the amplitude of the signal may be used to generate the different symbols. For example, a first amplitude level may represent ‘00’, a second amplitude level may represent ‘01’, a third amplitude level may represent ‘10’, and a fourth amplitude level may represent ‘11’. One drawback of some multi-level signaling schemes is that the symbols may be separated by a smaller voltage than symbols in a binary signaling scheme. The smaller voltage separation may make the multi-level signaling scheme more susceptible to errors caused by noise or other aspects. The voltage separation of symbols in the multi-level signaling scheme, however, may be expanded by increasing a peak-to-peak transmitted power of a transmitted signal. In some situations, however, such an increase to peak-to-peak transmitted power may not be possible or may be difficult due to fixed power supply voltages, fixed signal power requirements, or other factors. Consequently, to implement multi-level signaling a transmitter may utilize more power and/or a receiver may be susceptible to an increased error rate, when compared to a binary signaling scheme.

A multi-level signal (sometimes referred to as a multi-symbol signal) may be a signal that is modulated using a modulation scheme that includes three or more unique symbols to represent data (e.g., one or more bits of data). The multi-level signal may be an example of an M-ary signal that is modulated using a modulation scheme where M is greater than or equal to three, where M represents the number of unique symbols, levels, or conditions possible in the modulation scheme. A multi-level signal or a multi-level modulation scheme may be referred to as a non-binary signal or non-binary modulation scheme in some instances. Examples of multi-level (or M-ary) modulation schemes related to a multi-level signal may include, but are not limited to, pulse amplitude modulation (e.g., PAM4, PAM8), quadrature amplitude modulation (QAM), quadrature phase shift keying (QPSK), and/or others.

A binary-level signal (sometimes referred to as a binary-symbol signal) may be a signal that is modulated using a modulation scheme that includes two unique symbols to represent one bit of data. The binary-level signal may be an example of an M-ary modulation scheme where M is less than or equal to 2. Examples of binary-level modulation schemes related to a binary-level signal include, but are not limited to, non-return-to-zero (NRZ), unipolar encoding, bipolar encoding, Manchester encoding, PAM2, and/or others.

Each memory cell of the array of memory cells 105 may be programmable to store different states. For example, each memory cell may be programmed to store two or more logic states (e.g., a logic ‘0’, a logic ‘1’, a logic ‘00’, a logic ‘01’, a logic ‘10’, a logic ‘11’, etc.). A memory cell may store a charge representative of the programmable states in a capacitor; for example, a charged and uncharged capacitor may represent two logic states, respectively. The memory cells of the array of memory cells 105 may use any number of storage mediums including DRAM, FeRAM, PCM, or other types of memory cells. A DRAM memory cell may include a capacitor with a dielectric material as the insulating material. For example, the dielectric material may have linear or para-electric electric polarization properties and a ferroelectric memory cell may include a capacitor with a ferroelectric material as the insulating material. In instances where the storage medium includes FeRAM, different levels of charge of a ferroelectric capacitor may represent different logic states.

The array of memory cells 105 may be or include a three-dimensional (3D) array, where multiple two-dimensional (2D) arrays or multiple memory cells are formed on top of one another. Such a configuration may increase the number of memory cells that may be formed on a single die or substrate as compared with 2D arrays. In turn, this may reduce production costs or increase the performance of the memory array, or both. Each level of the array may be aligned or positioned so that memory cells may be approximately aligned with one another across each level, forming a memory cell stack.

In some examples, the array of memory cells 105 may include a memory cell, a word line, a digit line, and a sense component. In some examples, the array of memory cells 105 may include a plate line (e.g., in the case of FeRAM). A memory cell of the array of memory cells 105 may include a selection component and a logic storage component, such as capacitor that includes a first plate, a cell plate, a second plate, and a cell bottom. The cell plate and cell bottom may be capacitively coupled through an insulating material (e.g., dielectric, ferroelectric, or PCM material) positioned between them.

The memory cell of the array of memory cells 105 may be accessed (e.g., during a read operation, write operation, or other operation) using various combinations of word lines, digit lines, and/or plate lines. In some cases, some memory cells may share access lines (e.g., digit lines, word lines, plate lines) with other memory cells. For example, a digit line may be shared with memory cells in a same column, a word line may be shared with memory cells in a same row, and a plate line may be shared with memory cells in a same section, tile, deck, or multiple decks. As described above, various states may be stored by charging or discharging the capacitor of the memory cell.

The stored state of the capacitor of the memory cell may be read or sensed by operating various elements. The capacitor may be in electronic communication with a digit line. The capacitor may be isolated from digit line when selection component is deactivated, and capacitor can be connected to digit line when selection component is activated (e.g., by the word line). Activating selection component may be referred to as selecting a memory cell. In some cases, the selection component may be a transistor and its operation may be controlled by applying a voltage to the transistor gate, where the voltage magnitude is greater than the threshold magnitude of the transistor. The word line may activate the selection component; for example, a voltage applied to a transistor gate of a word line may connect a capacitor of a memory cell with a digit line.

The change in voltage of a digit line may, in some examples, depend on its intrinsic capacitance. That is, as charge flows through the digit line, some finite charge may be stored in the digit line and the resulting voltage depends on the intrinsic capacitance. The intrinsic capacitance may depend on physical characteristics, including the dimensions, of the digit line. The digit line may connect many memory cells of the array of memory cells 105 so digit line may have a length that results in a non-negligible capacitance (e.g., on the order of picofarads (pF)). The resulting voltage of the digit line may then be compared to a reference voltage (e.g., a voltage of a reference line) by a sense component in order to determine the stored logic state in the memory cell. Other sensing processes may be used.

The sense component may include various transistors or amplifiers to detect and amplify a difference in signals, which may be referred to as latching. The sense component may include a sense amplifier that receives and compares the voltage of the digit line and a reference line, which may be a reference voltage. The sense amplifier output may be driven to the higher (e.g., a positive) or lower (e.g., negative or ground) supply voltage based on the comparison. For instance, if the digit line has a higher voltage than reference line, then the sense amplifier output may be driven to a positive supply voltage.

In some cases, the sense amplifier may drive the digit line to the supply voltage. The sense component may then latch the output of the sense amplifier and/or the voltage of the digit line, which may be used to determine the stored state in the memory cell (e.g., logic ‘1’). Alternatively, for example, if the digit line has a lower voltage than reference line, the sense amplifier output may be driven to a negative or ground voltage. The sense component may similarly latch the sense amplifier output to determine the stored state in the memory cell (e.g., logic ‘0’). The latched logic state of the memory cell may then be output, for example, through a column decoder.

To write a memory cell, a voltage may be applied across the capacitor of the memory cell. Various methods may be used to write a memory cell. In one example, the selection component may be activated through a word line in order to electrically connect the capacitor to the digit line. A voltage may be applied across the capacitor by controlling the voltage of the cell plate (e.g., through a plate line) and the cell bottom (e.g., through a digit line). To write a logic ‘0’, the cell plate may be taken high (e.g., a voltage level may be increased above a predetermined voltage that is a “high” voltage). That is, a positive voltage may be applied to plate line, and the cell bottom may be taken low (e.g., virtually grounding or applying a negative voltage to the digit line). The opposite process may be performed to write a logic ‘1’, where the cell plate is taken low and the cell bottom is taken high.

The controller 110 may control the operation (e.g., read, write, re-write, refresh, decharge, etc.) of memory cells in the array of memory cells 105 through the various components (e.g., row decoders, column decoders, and sense components). In some cases, one or more of the row decoder, column decoder, and sense component may be co-located with the controller 110. Controller 110 may generate row and column address signals in order to activate the desired word line and digit line. In other examples, controller 110 may generate and control various voltages or currents used during the operation of memory subsystem 100. For example, controller 110 may apply discharge voltages to a word line or digit line after accessing one or more memory cells. In general, the amplitude, shape, or duration of an applied voltage or current discussed herein may be adjusted or varied and may be different for the various operations discussed in operating the memory subsystem 100.

Furthermore, one, multiple, or all memory cells within the array of memory cells 105 may be accessed simultaneously. For example, multiple memory cells or all memory cells of the array of memory cells 105 may be accessed simultaneously during a reset operation in which multiple memory cells or all memory cells may be set to a single logic state (e.g., logic ‘0’).

Each of the plurality of channels 115 may be configured to couple the array of memory cells 105 with the controller 110. In some examples, each of the plurality of channels 115 may be referred to as a plurality of legs. In other examples, each of the plurality of channels may be referred to as a first leg group or a second leg group. In some memory devices, the rate of data transfer between the memory device and a host device (e.g., a personal computer or other computing device) may be limited by the rate of data transferred across the plurality of channels 115. In some examples, the memory subsystem 100 may include a large number of high-resistance channels. By increasing the number of channels, the amount of data transferred in the memory subsystem 100 may be increased without increasing the data rate of the transfer. In some examples, the plurality of channels 115 may be referred to as a wide system interface. Each of the plurality of channels 115 may be part of an interposer positioned between the array of memory cells 105 and the controller 110. In some examples, one or more of the channels 115 may be unidirectional and in other examples, one or more of the channels 115 may be bidirectional.

In some examples, at least some (and in some cases, each) of the signaling interfaces 120 may generate and/or decode signals communicated using the plurality of channels 115. A signaling interface 120 may be associated with each component that is coupled with the plurality of channels 115. The signaling interface 120 may be configured to generate and/or decode multi-level signals, binary signals, or both (e.g., simultaneously). Each signaling interface 120 may include a driver 125 and a receiver 130. In some examples, each driver 125 may be referred to as a multi-leg driver.

Each driver 125 may be configured to generate a multi-level signal based on a logic state that includes multiple bits. For example, driver 125 may use PAM4 signaling techniques (or other types of multi-level signaling techniques) to generate a signal having an amplitude that corresponds to the logic state. The driver 125 may be configured to receive data using a single input line. In some cases, the driver 125 may include a first input line for a first bit of data (e.g., most-significant bit), a second input line for a second bit of data (e.g., least-significant bit). In some circumstances, the driver 125 may be configured to generate a binary-level signal (e.g., a NRZ signal). In some cases, the driver 125 may use single-ended signaling to generate the multi-level signal. In such cases, the multi-level signal may be transmitted without a complementary component.

In some cases, each driver 125 may be referred to as a multi-leg driver 125. Each multi-leg driver 125 may include a first plurality of legs that is configured to output first data that includes at least one bit. In other examples, each multi-leg driver may include a second plurality of legs that is configured to output second data that includes at least one bit. In other examples, each of the first data and the second data may include multiple bits of data.

Additionally or alternatively, for example, each multi-leg driver 125 may be coupled with a memory controller 110. In some examples, the memory controller 110 may be configured to determine a timing offset between the first output data and the second output data. Stated alternatively, the transmission of each of the first data and the second data may be misaligned. Thus memory controller 110 may determine the misalignment between the first data and second data.

Each receiver 130 may be configured to determine a logic state represented by a symbol of the multi-level signal received using the plurality of channels 115. In some cases, the receiver 130 may determine an amplitude of the received multi-level signal. Based on the determined amplitude, the receiver 130 may determine the logic state represented by the multi-level signal. The receiver 130 may be configured to output data using a single output line.

In some cases, the receiver 130 may include a first output line for a first bit of data (e.g., most-significant bit), a second output line for a second bit of data (e.g., least-significant bit). In some circumstances, the receiver 130 may be configured to decode a binary-level signal (e.g., a NRZ signal). For example, each of receivers 130 may be coupled with a transmitter (not illustrated) via a plurality of channels 115. Each of the channels 115 may be configured to output data that includes at least one bit, and the controller 110 may be configured to determine a timing offset between the first data and the second data. A plurality of resistive components (not separately illustrated) may be in electronic communication with at least one of the first plurality and the second plurality of legs. Additionally or alternatively, for example, a first delay component may be coupled with the first plurality of legs and may be configured to adjust at timing output of the first data based at least in part on the timing offset. In some examples, the timing adjustment may be pre-calibrated (e.g., calibrated during manufacturing). In some examples, the timing adjustment may be calculated in-situ by the memory controller 110. In other examples, a second delay component may be coupled with the second plurality of legs and may be configured to adjust at timing output of the second data based at least in part on the timing offset.

In some cases, each of the signaling interfaces 120 may be configured to selectively generate and/or decode different types of signals (e.g., NRZ signals, PAM4 signals, PAM8 signals, etc.). Different types of signals may be used based on the operational circumstances of the memory subsystem 100. For example, binary signaling may use less power than multi-level signaling and may be used when power consumption is driving consideration for performance. Other performance factors that may be used to determine which type of signaling should be used may include clock considerations, data strobe (DQS) considerations, circuit capabilities, bandwidth considerations, jitter considerations, or combinations thereof. In some cases, the controller 110 may be configured to select the type of signal, and the signaling interfaces 120 may be configured to implement the selection based on instructions received from the controller 110. In some cases, each of the signaling interfaces 120 may be configured to implement coding functions such as error detection procedures, error correction procedures, data bus inversion procedures, or combinations thereof.

In some cases, the signaling interfaces 120 may be configured to communicate multi-level signals and binary signals simultaneously. In such cases, a signaling interface 120 may include more than one set of drivers 125 and receivers 130. For example, a signaling interface 120 may be configured to communicate a first set of data (e.g., a control signal) using a binary-level signal using a first set of channels 115 at the same time that a second set of data (e.g., user information) is being communicated using a multi-level signal using a second set of channels 115.

FIG. 2 illustrates an example of an eye diagram 200 representing a multi-level signal in accordance with various embodiments of the present disclosure. The eye diagram 200 may be used to indicate the quality of signals in high-speed transmissions and may represent four symbols of a signal (e.g., ‘00’, ‘01’, ‘10’, or ‘11’). In some examples, each of the four symbols may be represented by a different voltage amplitude (e.g., amplitudes 205-a, 205-b, 205-c, 205-d). In other examples, the eye diagram 200 may represent a PAM4 signal that may be used to communicate data in a memory device (e.g., memory subsystem 100 as described with reference to FIG. 1). The eye diagram 200 may be used to provide a visual indication of the health of the signal integrity, and may indicate noise margins of the data signal. The noise margin may, for example, refer to an amount by which the signal exceeds the ideal boundaries of the amplitudes 205.

To generate the eye diagram 200, an oscilloscope or other computing device may sample a digital signal according to a sample period 210 (e.g., a unit interval or a bit period). The sample period 210 may be defined by a clock associated with the transmission of the measured signal. In some examples, the oscilloscope or other computing device may measure the voltage level of the signal during the sample period 210 to form a trace 215. Noise and other factors can result in the traces 215 measured from the signal deviating from a set of ideal step functions. By overlaying a plurality of traces 215, various characteristics about the measured signal may be determined. For example, the eye diagram 200 may be used to identify a number of characteristics of a communication signals such as jitter, cross talk, electromagnetic interference (EMI), signal loss, signal-to-noise ratio (SNR), other characteristics, or combinations thereof. A closed eye may indicate a noisy and/or unpredictable signal or other problems.

In some examples, the eye diagram 200 may indicate a width 220. The width 220 of an eye in the eye diagram 200 may be used to indicate a timing synchronization of the measured signal or jitter effects of the measured signal. In some examples, comparing the width 220 to the sample period 210 may provide a measurement of SNR of the measured signal. Each eye in an eye diagram may have a unique width based on the characteristics of the measured signal. Various encoding and decoding techniques may be used to modify the width 220 of the measured signal.

In other examples, the eye diagram 200 may indicate a sampling time 225 (e.g., an ideal sampling time) for determining the value of a logic state represented by a symbol of the measured signal. For example, determining a correct time for sampling data (e.g., timing synchronization) of the measured signal may be important to minimize the error rate in detection of the signal. For example, if a computing device samples a signal during a transition time (e.g., a rise time 230 or a fall time 235), errors may be introduced by the decoder into the data represented by a symbol of the signal. Various encoding and decoding techniques may be used to modify the ideal sampling time 225 of the measured signal.

The eye diagram 200 may be used to identify a rise time 230 and/or a fall time 235 for transitions from a first amplitude 205 to a second amplitude 205. The slope of the trace 215 during the rise time 230 or fall time 235 may indicate the signal's sensitivity to timing error, among other aspects. For example, the steeper the slope of the trace 215 (e.g., the smaller the rise time 230 and/or the fall times 235), the more ideal the transitions between amplitudes 205 are. Various encoding and decoding techniques may be used to modify the rise time 230 and/or fall time 235 of the measured signal.

As discussed above, a memory device (e.g., memory subsystem 100 as described with reference to FIG. 1) may include a multi-leg driver (e.g., multi-leg driver 125 as described with reference to FIG. 1) that includes a first plurality of legs (e.g., channels 115 as described with reference to FIG. 1) configured to output first data that includes at least one bit and a second plurality of legs (e.g., channels 115 as described with reference to FIG. 1) configured to output second data that includes one bit. In some examples, the first plurality of legs may be associated with a first bit having a first magnitude and the second plurality of legs may be associated with a second bit having a second magnitude. In some examples, the first magnitude may be greater than the second magnitude. Additionally or alternatively, for example, a memory controller (e.g., memory controller 110 as described with reference to FIG. 1) and/or a transmitter may be coupled with the multi-leg driver. The transmitter may be configured to transmit each of the first data and the second data.

Each of the transmitted first data and second data may have a different rise time 230 or fall time 235. A memory controller (e.g., memory controller 110 as described with reference to FIG. 1) may determine a difference (e.g., an offset) between the rise time 230 and/or fall time 235 that may correspond to the first data and second data. Stated alternatively, for example, a memory controller may determine a timing offset between the first data and the second data. This timing offset may also be referred to as a vertical timing offset. In some examples, a first delay component may be coupled with the first plurality of legs of the multi-leg driver, and may be configured to adjust a timing output of the first data based at least in part on the timing offset. In other examples, a second delay component may be coupled with the second plurality of legs of the multi-leg driver, and may be configured to adjust a timing output of the second data based at least in part on the timing offset. In other examples, a memory controller (e.g., memory controller 110 as described with reference to FIG. 1) may determine a timing offset of each of the transmitted multiple signal levels and may initiate an adjustment of a timing output of the first data in accordance with a clock cycle of the controller. In some examples, the adjustment may be based at least in part on the determined timing offset.

In some examples, the eye diagram 200 may be used to identify an amount of jitter 240 in the measured signal. Jitter 240 may refer to a timing error that results from a misalignment of rise and fall times. Jitter 240 occurs when a rising edge or falling edge occurs at a time that is different from an ideal time defined by the data clock. Jitter 240 may be caused by signal reflections, intersymbol interference, crosstalk, process-voltage-temperature (PVT) variations, random jitter, additive noise, or combinations thereof. Various encoding and decoding techniques may be used to modify the jitter 240 of the measured signal. In some cases, the jitter 240 for each signal level or each eye may be different.

In other examples, the eye diagram 200 may indicate an eye opening 245, which may represent a peak-to-peak voltage difference between the various amplitudes 205. The eye opening 245 may be related to a voltage margin for discriminating between different amplitudes 205 of the measured signal. The smaller the margin, the more difficult it may be to discriminate between neighboring amplitudes, and the more errors that may be introduced due to noise. In some cases, a receiver (e.g., receiver 130 as described with reference to FIG. 1) of the signal may compare the signal to one or more threshold voltages positioned between the various amplitudes 205. In other cases, the larger the eye opening 245, the less likely it is that noise will cause the one or more voltage thresholds to be satisfied in error. The eye opening 245 may be used to indicate an amount of additive noise in the measured signal, and may be used to determine a SNR of the measured signal. Various encoding and decoding techniques may be used to modify the eye opening 245 of the measured signal. In some cases, the eye opening 245 for each eye may be different. In such cases, the eyes of the multi-level signal may not be identical.

In other examples, the eye diagram 200 may indicate distortion 250. The distortion 250 may represent overshoot and/or undershoot of the measured signal due to noise or interruptions in the signal path. As a signal settles into a new amplitude (e.g., amplitude 205-b) from an old amplitude (e.g., an amplitude 205-c), the signal may overshoot and/or undershoot the new amplitude level. In some examples, distortion 250 may be caused by this overshooting and/or undershooting, and may be caused by additive noise in the signal or interruptions in the signal path. Each eye in an eye diagram may have a unique opening based on the characteristics of the measured signal. Various encoding and decoding techniques may be used to modify the distortion 250 of the measured signal. In some cases, the distortion 250 for each signal level or each eye may be different.

The locations of the characteristics of the eye diagram 200 shown in FIG. 2 are for illustrative purposes only. Characteristics such as width 220, sampling time 225, rise time 230, fall time 235, jitter 240, eye opening 245, and/or distortion 250 may occur in other parts of the eye diagram 200 not specifically indicated in FIG. 2.

FIG. 3 illustrates an example of a multi-leg driver 300 in accordance with various embodiments of the present disclosure. The multi-leg driver 300 may be configured to generate a multi-level signal or a binary signal based on one or more bits of data. The multi-leg driver 300 may be an example of the driver 125 as described with reference to FIG. 1. The multi-leg driver 300 may include a pull-up circuit 305 and a pull-down circuit 310. The multi-leg driver 300 may be configured to output a signal 320 to a plurality of channels (e.g., channels 115 described with reference to FIG. 1) based on a logic state received from memory core 325. In some examples, multi-leg driver 300 may be coupled with memory core 325, which may be an example of array of memory cells 105 as described with reference to FIG. 1. In other examples, memory core 325 may be coupled with a memory controller (e.g., memory controller 110 as described with reference to FIG. 1).

In some examples, the multi-leg driver 300 may operate based on data received from memory core 325. For example, a memory controller (e.g., memory controller 110 as described with reference to FIG. 1) may send an indication to memory core 325 to identify data to be transmitted to another component of a memory device. In some examples, the identified data may include one or more bits of information. In other examples, the multi-leg driver 300 or the memory controller may identify a desired amplitude level based on the identified data. The multi-leg driver 300 or the memory controller may identify a current amplitude level of the output signal 320 of the multi-leg driver 300 and, in some examples, the multi-leg driver 300 or the memory controller may determine a set of instructions for the pull-up circuit 305 and/or the pull-down circuit 310 to transition from the current amplitude level to the desired amplitude level of the output signal 320. Additionally or alternatively, for example, the instructions may include characteristics of gate voltages (e.g., amplitude of gate voltages, timing of gate voltages, and/or pattern of gate voltage activation) to apply to one or more switching components that couple an output of the multi-leg driver 300 to two or more voltage sources. The instructions may be configured to cause the output signal 320 to be “pulled-up” or “pulled down” to the desired amplitude level.

In some examples, memory core 325 may be coupled with a FIFO component 330. In some examples FIFO component 330 may be referred to as buffer 330. For example, the data transmitted from memory core 325 may be routed through FIFO component 330. FIFO component 330 may, for example, organize and/or manipulate the data transmitted from memory core 325. In some examples, FIFO component 330 may manipulate and/or organize the data according to time and prioritization. Thus FIFO component 330 may process data on a first-come, first-served basis. In some examples, FIFO component 330 may utilize a same clock as a memory controller (e.g., memory controller 110 as described with reference to FIG. 1) that is coupled with multi-leg driver 300. In other examples, FIFO component 330 may utilize separate clocks for reading and writing operations.

In some examples, FIFO component 330 may adjust a timing output of first data and second data, as described with reference to FIG. 1, based at least in part on a size of the buffer. In some examples, FIFO component 330 may facilitate data transfer to either a first plurality of legs or a second plurality of legs of a multi-leg driver. For example, FIFO component 330 may route first data through a first plurality of legs and second data through a second plurality of legs to adjust a timing output of the first data and the second data. In other examples, FIFO component 330 may route first data through a second plurality of legs and second data through a first plurality of legs to adjust a timing output of the first data and the second data.

In other examples, data transmitted from memory core 325 and through FIFO component 330 may be multiplexed via multiplexer 335. Multiplexer 335 may be coupled with both memory core 325 and FIFO component 330. In some examples, multiplexer 335 may be referred to as MUX 335 and may select one of several input signals received from FIFO component 330. Upon selecting an input signal, multiplexer 335 may forward the signal to pre-driver 340. Pre-driver 340, for example, may be coupled with multiplexer 335 and may utilize a biasing circuit to generate a low-power signal. In some examples, the signal generated via pre-driver 340 may be transmitted to pull-up circuit 305 and/or pull-down circuit 310.

The pull-up circuit 305 may be configured to bias an output signal 320 of the multi-leg driver 300 from a first amplitude to a second amplitude that is greater than the first amplitude. In some examples, pull-up circuit 305 may be referred to as a pull-up transistor 305 and may be or include a transistor. In some cases, the transistor may be a PMOS transistor or a NMOS transistor. For example, if the output signal 320 is at a first amplitude 205-b as described with reference to FIG. 2, the pull-up circuit 305 may be used to transition the output signal 320 to either of amplitude levels 205-c or 205-d. The pull-up circuit 305 may be coupled with a first voltage source using one or more switching components (e.g., a transistor). The first voltage source may have a greater voltage than a second voltage source associated with the pull-down circuit 310.

The pull-down circuit 310 may be configured to bias an output signal 320 of the multi-leg driver 300 from a first amplitude to a second amplitude that is less than the first amplitude. In some examples, pull-down circuit 310 may be referred to as a pull-down transistor 310 and may be or may include a transistor. In some cases, the transistor may be a PMOS transistor or a NMOS transistor. For example, if the output signal 320 is of a first amplitude 205-b, as described with reference to FIG. 2, the pull-down circuit 310 may be used to transition the output signal 320 to amplitude level 205-a. The pull-down circuit 310 may be coupled with a second voltage source using one or more switching components (e.g., a transistor). The second voltage source may have a lesser voltage than the first voltage source associated with the pull-up circuit 305. In some cases, the pull-down circuit 310 selectively couples the output of the multi-leg driver 300 with a ground or virtual ground. Additionally or alternatively, for example, the combination of pull-up circuit 305 and pull-down circuit 310 may be referred to as output driver 315.

In some cases, the design of the pull-up circuit 305 and/or the pull-down circuit 310 may affect various characteristics of the output signal 320 as represented by an eye diagram (e.g., eye diagram 200 as described with reference to FIG. 2). For example, the design of the pull-up circuit 305 and/or the pull-down circuit 310 may affect eye width (e.g., width 220 as described with reference to FIG. 2), eye opening (e.g., opening 245 as described with reference to FIG. 2), distortion (e.g., distortion 250 as described with reference to FIG. 2), jitter (e.g., jitter 240 as described with reference to FIG. 2), the location of the amplitude(s), other characteristics, or combinations thereof. In some examples, the initiated adjustment may be performed by pull-up circuit 305 and/or pull-down circuit 310. This adjustment may result in larger, more-uniform eye openings (e.g., eye openings 245 as described with reference to FIG. 2.)

In some cases, the multi-leg driver 300 may be configured to selectively generate binary signals (e.g., NRZ signaling) or multi-level signals (e.g., PAM4 or PAM8). In other examples, the multi-leg driver 300 may be configured to adjust a transmit power of the output signal 320 of the multi-leg driver 300. Additionally or alternatively, for example, the multi-leg driver 300 or a memory controller (e.g., memory controller 110 as described with reference to FIG. 1) may be configured to select one or more channels or one or more groups of channels to communicate the output signal 320 to another component of the memory device.

FIG. 4a illustrates an example memory device 400-a in accordance with various examples of the present disclosure. The memory device 400-a may also be referred to a multi-leg driver 400-a and may be an example of driver 125 as described with reference to FIG. 1. Multi-leg driver 400-a may be configured to utilize multi-level signaling to communicate data between various components of a memory device (e.g., memory subsystem 100 as described with reference to FIG. 1). Multi-leg driver 400-a may include FIFO component 330-a, delay components 405 and 405-a, multiplexer 410 and multiplexer 415, resistive components 430, 435, and 440, and output signal 320-a. FIFO component 330-a and output signal 320-a may be examples of FIFO component 330 and output signal 320, respectively, as described with reference to FIG. 3. In other examples, multiplexers 410 and 415 may receive clock signals 445 and 450, respectively.

As described above, multi-leg driver 400-a may include resistive components 430, 435, and 440. Each of resistive components 430 and 435 may be coupled with a plurality of legs 420, and resistive component 440 may be coupled with a plurality of legs 425. Additionally or alternatively, for example, plurality of legs 425 may be coupled with additional resistive components (not illustrated). In some examples, plurality of legs 420 may be referred to as a first plurality of legs 420 and plurality of legs 425 may be referred to as a second plurality of legs 425. Each of the plurality of legs 420 and 425 may transport data from an array of memory cells (e.g., array of memory cells 105 as described with reference to FIG. 1) to resistive components 430, 435, and 440. In some cases, the plurality of legs 420 may be configured to transport data associated with a most-significant bit from the memory array, and in other examples the plurality of legs 425 may be configured to transport data associated with a least significant bit from the memory array.

In some examples, multi-leg driver 400-a may include FIFO component 330-a. As described above, FIFO component 330-a may be coupled with an array of memory cells (e.g., array of memory cells 105 as described with reference to FIG. 1), and may organize and/or manipulate the data transmitted from one or more memory cells. In some examples, FIFO component 330-a may manipulate and/or organize the data according to time and prioritization. Thus FIFO component 330-a may process data on a first-come, first-served basis. In some examples, FIFO component 330-a may utilize a same clock as a memory controller (e.g., memory controller 110 as described with reference to FIG. 1) that may be coupled with multi-leg driver 400-a.

Multi-leg driver 400-a may include multiplexer 410 and multiplexer 415. In some examples, multiplexer 410 may be referred to as a first multiplexer and multiplexer 415 may be referred to as a second multiplexer. Each of multiplexer 410 and multiplexer 415 may be coupled with FIFO component 330-a. Each of multiplexer 410 and multiplexer 415 may, for example, select one of several input signals received from FIFO component 330-a. Upon selecting an input signal, each of multiplexer 410 or multiplexer 415 may forward the signal to any of resistive components 430, 435, or 440 via first plurality of legs 420 or second plurality of legs 425.

In some examples, each of resistive components 430, 435, and 440 may be configured to output data signal 320-a. In some examples, the output data may be subject to a timing offset due to the multiple signal levels output. To make such a determination, for example, the output data may be received (e.g., by receiver 130 as described with reference to FIG. 1) and compared (e.g., by memory controller 110 as described with reference to FIG. 1). In some examples, the data transported via plurality of legs 420 may contain a timing offset when compared with the data transported via plurality of legs 425.

Upon determining a timing offset, a delay component 405 may utilized to adjust a timing output of the first data based at least in part on the timing offset. In some examples, delay component 405 may be referred to as a variable delay component 405 or a first delay component 405. In some examples, delay component 405 may be located between a memory controller (e.g., memory controller 110 as described with reference to FIG. 1) and multiplexer 410. In some examples, a first delay component (e.g., delay component 405) may be located between multiplexer 410 and a resistive component (e.g., resistive component 430). In other examples, a second delay component (e.g., delay component 405-a) may be utilized to adjust a timing output of the second data based at least in part on the timing offset. In some examples, delay component 405-a may be referred to as a variable delay component 405-a or a second delay component 405-a. In such examples, a second delay component 405-a may be located between a memory controller (e.g., memory controller 110 as described with reference to FIG. 1) and multiplexer 415. In other examples the second delay component 405-a may be located between multiplexer 415 and a resistive component (e.g., resistive component 440). In either instance, one or both of the delay components may be implemented to adjust a timing output of the first data and second data. By adjusting the timing offset of one or both of first data or second data, any timing offset in the output data signal 320-a may be negated.

In some examples, a second adjustment of a timing offset of the first data or second data may be warranted. Subsequently, for example, a timing offset may be re-determined (e.g., by memory controller 110 as described with reference to FIG. 1). In some examples, delay component 405 may be configured to re-adjust a timing output of the first data after the determination. In other examples, second delay component 405-a may be configured to re-adjust a timing output of the second data after the determination.

Additionally or alternatively, for example, first delay component 405-a and second delay component 405-a may operate independent of the other, or in conjunction with the other. For example, first delay component 405 may adjust the timing offset of first data while second delay component 405-a may be kept in an inactive state. In other examples, second delay component 405-a may adjust the timing offset of second data while first delay component 405 may be kept in an inactive state. In further examples, first delay component 405 may adjust the timing offset of first data and second delay component 405-a may adjust the timing offset of second data.

FIG. 4b illustrates an example memory device 400-b in accordance with various examples of the present disclosure. The memory device 400-b may also be referred to a multi-leg driver 400-b and may be an example of driver 125 as described with reference to FIG. 1. Multi-leg driver 400-b may be configured to utilize multi-level signaling to communicate data between various components of a memory device (e.g., memory subsystem 100 as described with reference to FIG. 1). Multi-leg driver 400-b may include FIFO component 330-b, delay components 405-b and 405-c, multiplexer 410-a and multiplexer 415-a, resistive components 430-a, 435-a, and 440-a, and output signal 320-b. FIFO component 330-b and output signal 320-b may be examples of FIFO component 330 and output signal 320, respectively, as described with reference to FIG. 3. In other examples, multiplexers 410-a and 415-a may receive clock signals 445-a and 450-a, respectively.

As described above, multi-leg driver 400-b may include resistive components 430-a, 435-a, and 440-a. Each of resistive components 430-a and 435-a may be coupled with a plurality of legs 420-a, and resistive component 440-a may be coupled with a plurality of legs 425-a. Additionally or alternatively, for example, plurality of legs 425-a may be coupled with additional resistive components (not illustrated). In some examples, plurality of legs 420-a may be referred to as a first plurality of legs 420-a and plurality of legs 425-a may be referred to as a second plurality of legs 425-a. Each of the plurality of legs 420-a and 425-a may transport data from an array of memory cells (e.g., array of memory cells 105 as described with reference to FIG. 1) to resistive components 430-a, 435-a, and 440-a. In some cases, the plurality of legs 420-a may be configured to transport data associated with a most-significant bit from the memory array, and in other examples the plurality of legs 425-a may be configured to transport data associated with a least significant bit from the memory array.

In some examples, multi-leg driver 400-b may include FIFO component 330-b. As described above, FIFO component 330-b may be coupled with an array of memory cells (e.g., array of memory cells 105 as described with reference to FIG. 1), and may organize and/or manipulate the data transmitted from one or more memory cells. In some examples, FIFO component 330-b may manipulate and/or organize the data according to time and prioritization. Thus FIFO component 330-b may process data on a first-come, first-served basis. In some examples, FIFO component 330-b may utilize a same clock as a memory controller (e.g., memory controller 110 as described with reference to FIG. 1) that may be coupled with multi-leg driver 400-b.

Multi-leg driver 400-b may include multiplexer 410-a and multiplexer 415-a. In some examples, multiplexer 410-a may be referred to as a first multiplexer and multiplexer 415-a may be referred to as a second multiplexer. Each of multiplexer 410-a and multiplexer 415-a may be coupled with FIFO component 330-b. Each of multiplexer 410-a and multiplexer 415-a may, for example, select one of several input signals received from FIFO component 330-b. Upon selecting an input signal, each of multiplexer 410-a or multiplexer 415-a may forward the signal to any of resistive components 430-a, 435-a, or 440-a via first plurality of legs 420-a or second plurality of legs 425-a.

In some examples, each of resistive components 430-a, 435-a, and 440-a may be configured to output data signal 320-b. In some examples, the output data may be subject to a timing offset due to the multiple signal levels output. To make such a determination, for example, the output data may be received (e.g., by receiver 130 as described with reference to FIG. 1) and compared (e.g., by memory controller 110 as described with reference to FIG. 1). In some examples, the data transported via plurality of legs 420-a may contain a timing offset when compared with the data transported via plurality of legs 425-a.

Upon determining a timing offset, a delay component 405-b may be utilized to adjust a timing transmission of the first data based at least in part on the timing offset. In some examples, delay component 405-b may be referred to as a variable delay component 405-b or a first delay component 405-b. In some examples, delay component 405-b may be located between a memory controller (e.g., memory controller 110 as described with reference to FIG. 1) and multiplexer 410-a. For example, delay component 405-b may adjust a timing of clock signal 445-a. In other examples, a second delay component (e.g., delay component 405-c) may be utilized to adjust a timing transmission of the second data based at least in part on the timing offset. In some examples, delay component 405-c may be referred to as a variable delay component 405-c or a second delay component 405-c. In such examples, a second delay component 405-c may be located between a memory controller (e.g., memory controller 110 as described with reference to FIG. 1) and multiplexer 415-a. For example, second delay component 405-c may adjust a timing of clock signal 450-a. Thus, in some examples, one or both of the delay components may facilitate the adjustment of a timing output of the first data and second data. By adjusting the timing offset of one or both of first data or second data, any timing offset in the output data signal 320-b may be negated. Further, each of delay components 405-b and 405-c may adjust a timing of clock signals 445-a and 450-a, respectively, in order to minimize the potential degradation of the first data or second data. Stated alternatively, due to the periodic nature of clock signals 445-a and 450-a, the chance that delay components 405-b and 405-c would degrade the quality of clock signals 445-a and 450-a may be less than the chance that delay components 405-b and 405-c degrade the quality of the first data or second data.

In some examples, a second adjustment of a timing offset of the first data or second data may be desired. The second adjustment may be desired, in some examples, if the first adjustment of the timing offset over or under-adjusted the timing offset. For example the second adjustment may occur by adjusting a timing of clock signal 445-a, clock signal 450-a, or both. Subsequently, for example, a timing offset may be re-determined (e.g., by memory controller 110 as described with reference to FIG. 1). In some examples, delay component 405-b may be configured to re-adjust a timing of clock signal 445-a after the determination. In other examples, second delay component 405-c may be configured to re-adjust a timing of clock signal 450-a after the determination.

Additionally or alternatively, for example, first delay component 405-b and second delay component 405-c may operate independent of the other, or in conjunction with the other. For example, first delay component 405-b may adjust the timing of clock signal 445-a while second delay component 405-c may be kept in an inactive, or bypass, state. In other examples, second delay component 405-c may adjust the timing of clock signal 450-a while first delay component 405-b may be kept in an inactive state. In further examples, first delay component 405-b may adjust the timing of clock signal 445-a and second delay component 405-c may adjust the timing of clock signal 450-a.

In other examples, additional delay components (not illustrated) may be utilized to adjust a timing of one or more of clock signals 445-a and 450-a, and adjust a timing output of the first data and second data via plurality of legs 420-a and 425-a. For example, any combination of clock signals 445-a and 450-a, and data output may be delayed. For example, delay components 405-b and 405-c may adjust a timing of clock signal 445-a and 450-a, respectively, in addition to one or more variable delay components adjust a timing output of the first data and second data (e.g., via plurality of legs 420-a and 420-b, respectively).

FIG. 5 shows a block diagram 500 of a memory controller 515 that supports vertically-aligning symbols of a multi-level signal in accordance with embodiments of the present disclosure. The memory controller 515 may be an example of aspects of a memory controller 110 as described with reference to FIG. 1. The memory controller 515 may include biasing component 520, timing component 525, determination component 530, initiation component 535, and reception component 540. Each of these modules may communicate, directly or indirectly, with one another (e.g., via one or more buses).

Determination component 530 may determine a timing offset of multiple signal levels output from a transmitter in electronic communication with a multi-leg driver (e.g., multi-leg driver 400-a as described with reference to FIG. 4a ). In some examples, determination component 530 may determine a timing offset of multiple signal levels output from a transmitter in electronic communication with a multi-leg driver wherein the multiple signal levels are based at least in part on first data output from a first plurality of legs (e.g., plurality of legs 420 as described with reference to FIG. 4a ) of the multi-leg driver and second data output from a second plurality of legs (e.g., plurality of legs 425 as described with reference to FIG. 4a ) of the multi-leg driver, wherein each of the first data and the second data includes at least one bit. In some examples, determination component 530 may re-determine a timing offset of multiple signal levels previously adjusted and received. In other examples, determination component 530 may include a first multiplexer (e.g., multiplexer 410 as described with reference to FIG. 4a ) and a second multiplexer (e.g., multiplexer 415 as described with reference to FIG. 4a ) and may multiplex the first data via the first multiplexer and the second data via the second multiplexer.

Initiation component 535 may initiate an adjustment of a timing output of the first data based at least in part on the determined timing offset (e.g., via determination component 530). In some examples, initiation component 535 may initiate an adjustment of a timing output of the first data relative to a timing output of the second data. In other examples, initiation component 535 may initiate an adjustment of a timing output of the second data based at least in part on the determined timing offset (e.g., via determination component 530). For example, initiation component 535 may initiate an adjustment of a timing output of the second data relative to a timing output of the first data. Additionally or alternatively, for example, initiation component 535 may initiate an adjustment of the timing output of the first data, the second data, or both, based at least in part on a re-determination of a timing offset (e.g., via determination component 530). In some examples, initiation component 535 may initiate an adjustment of the timing output of the first data and the second data based at least in part on a lookup table value.

Reception component 540 may receive each of the multiple signal levels output from a transmitter based at least in part on the adjusted timing output of the first data (e.g., via initiation component 535). In some examples, each of the multiple signals received via reception component 540 may be received during one clock cycle of a controller (e.g., memory controller 110 as described with reference to FIG. 1).

FIG. 6 shows a diagram of a system 600 including a device 605 that supports vertically-aligning symbols of a multi-level signal in accordance with embodiments of the present disclosure. Device 605 may be an example of or include the components of multi-leg driver 400-a as described above, e.g., with reference to FIG. 4a . Device 605 may include components for bi-directional voice and data communications including components for transmitting and receiving communications, including memory controller 615, memory cells 620, basic input/output system (BIOS) component 625, processor 630, I/O controller 635, and peripheral components 640. These components may be in electronic communication via one or more buses (e.g., bus 610).

Memory controller 615 may operate one or more memory cells as described herein. Specifically, memory controller 615 may be configured to support vertically-aligning symbols of a multi-level signal. In some cases, memory controller 615 may include a row decoder, column decoder, or both, as described herein (not shown).

Memory cells 620 may store information (i.e., in the form of a logical state) as described herein.

BIOS component 625 be a software component that includes BIOS operated as firmware, which may initialize and run various hardware components. BIOS component 625 may also manage data flow between a processor and various other components, e.g., peripheral components, input/output control component, etc. BIOS component 625 may include a program or software stored in read only memory (ROM), flash memory, or any other non-volatile memory.

Processor 630 may include an intelligent hardware device, (e.g., a general-purpose processor, a DSP, a central processing unit (CPU), a microcontroller, an ASIC, an FPGA, a programmable logic device, a discrete gate or transistor logic component, a discrete hardware component, or any combination thereof). In some cases, processor 630 may be configured to operate a memory array using a memory controller. In other cases, a memory controller may be integrated into processor 630. Processor 630 may be configured to execute computer-readable instructions stored in a memory to perform various functions (e.g., functions or tasks supporting vertically-aligning symbols of a multi-level signal).

I/O controller 635 may manage input and output signals for device 605. I/O controller 635 may also manage peripherals not integrated into device 605. In some cases, I/O controller 635 may represent a physical connection or port to an external peripheral. In some cases, I/O controller 635 may utilize an operating system such as iOS®, ANDROID®, MS-DOS®, MS-WINDOWS®, OS/2®, UNIX®, LINUX®, or another known operating system. In other cases, I/O controller 635 may represent or interact with a modem, a keyboard, a mouse, a touchscreen, or a similar device. In some cases, I/O controller 635 may be implemented as part of a processor. In some cases, a user may interact with device 605 via I/O controller 635 or via hardware components controlled by I/O controller 635.

Peripheral components 640 may include any input or output device, or an interface for such devices. Examples may include disk controllers, sound controller, graphics controller, Ethernet controller, modem, universal serial bus (USB) controller, a serial or parallel port, or peripheral card slots, such as peripheral component interconnect (PCI) or accelerated graphics port (AGP) slots.

Input 645 may represent a device or signal external to device 605 that provides input to device 605 or its components. This may include a user interface or an interface with or between other devices. In some cases, input 645 may be managed by I/O controller 635, and may interact with device 605 via a peripheral component 640.

Output 650 may also represent a device or signal external to device 605 configured to receive output from device 605 or any of its components. Examples of output 650 may include a display, audio speakers, a printing device, another processor or printed circuit board, etc. In some cases, output 650 may be a peripheral element that interfaces with device 605 via peripheral component(s) 640. In some cases, output 650 may be managed by I/O controller 635

The components of device 605 may include circuitry designed to carry out their functions. This may include various circuit elements, for example, conductive lines, transistors, capacitors, inductors, resistors, amplifiers, or other active or inactive elements, configured to carry out the functions described herein. Device 605 may be a computer, a server, a laptop computer, a notebook computer, a tablet computer, a mobile phone, a wearable electronic device, a personal electronic device, or the like. Or device 605 may be a portion or aspect of such a device.

FIG. 7 shows a flowchart illustrating a method 700 for vertically-aligning symbols of a multi-level signal in accordance with embodiments of the present disclosure. The operations of method 700 may be implemented by a multi-leg driver (e.g., multi-leg driver 400-a as described with reference to FIG. 4a ) or its components as described herein. For example, the operations of method 700 may be performed by a memory controller (e.g., memory controller 110) as described with reference to FIG. 1. In some examples, a multi-leg driver may execute a set of codes to control the functional elements of the device to perform the functions described below. Additionally or alternatively, the multi-leg driver may perform aspects of the functions described below using special-purpose hardware.

At block 705 the multi-leg driver may determine a timing offset of multiple signal levels output from a transmitter in electronic communication with a multi-leg driver. In some examples, the multiple signal levels may be based at least in part on first data output from a first plurality of legs of the multi-leg driver and second data output from a second plurality of legs of the multi-leg driver. In some examples, each of the first data and the second data may include at least one bit. The operations of block 705 may be performed according to the methods described herein. In certain examples, aspects of the operations of block 705 may be performed by a determination component as described with reference to FIG. 5.

At block 710 the multi-leg driver may initiate an adjustment of a timing output of the first data based at least in part on the determined timing offset. In some examples, the timing output of the first data may be adjusted relative to a timing output of the second data. The operations of block 710 may be performed according to the methods described herein. In certain examples, aspects of the operations of block 710 may be performed by an initiation component as described with reference to FIG. 5.

At block 715 the multi-leg driver may receive each of the multiple signal levels output from the transmitter based at least in part on the adjusted timing output of the first data. The operations of block 715 may be performed according to the methods described herein. In certain examples, aspects of the operations of block 715 may be performed by a reception component as described with reference to FIG. 5.

In some cases, the method may also include determining a timing offset of multiple signal levels output from a transmitter in electronic communication with a multi-leg driver. In some examples, the multiple signal levels may be based at least in part on first data output from a first plurality of legs of the multi-leg driver and second data output from a second plurality of legs of the multi-leg driver. In other examples, each of the first data and the second data may include at least one bit.

In some cases, the method may also include initiating an adjustment of a timing output of the first data based at least in part on the determined timing offset. Additionally or alternatively, for example, the timing output of the first data may be adjusted relative to a timing output of the second data.

In some cases, the method may also include receiving each of the multiple signal levels output from the transmitter based at least in part on the adjusted timing output of the first data. In some cases, each of the received multiple signal levels may be received during one clock cycle of a controller. In other examples, the adjustment of the timing output may be based at least in part on the one clock cycle of the controller. Additionally or alternatively, for example, the method may also include initiating an adjustment of a timing output of the second data based at least in part on the determined timing offset. In some examples, the timing output of the second data may be adjusted relative to the timing output of the first data.

In some examples, the method may also include determining a timing offset of the received multiple signal levels. In other cases, the method may also include initiating an adjustment of the timing output of the first data, the second data, or both, based at least in part on the determination. For example, the adjustment of the timing output may be based at least in part on a lookup table value. In other examples, the determination of the timing offset may include multiplexing the first data via a first multiplexer and multiplexing the second data via a second multiplexer.

In one example, a device or system may include a multi-leg driver that comprises a first plurality of legs and a second plurality of legs, wherein the first plurality of legs is configured to output first data that includes at least one bit and the second plurality of legs is configured to output second data that includes at least one bit, a controller coupled with the multi-leg driver, the controller being configured to determine a timing offset between the first data and the second data, and a first delay component coupled with the first plurality of legs of the multi-leg driver, the first delay component being configured to adjust a timing output of the first data based at least in part on the timing offset.

Some examples of the device or system described above may also include a second delay component coupled with the second plurality of legs of the multi-leg driver, the second delay component being configured to adjust a timing output of the second data based at least in part on the timing offset. Other examples of the device or system described above may also include a first multiplexer coupled with the first plurality of legs. Some examples of the device or system described above may also include a second multiplexer coupled with the second plurality of legs.

Additionally or alternatively, for example, the first delay component may be a variable delay component located between the controller and the first multiplexer. The variable delay component may be located inline with the propagating data (e.g., the first data or the second data). In other examples, the first plurality of legs may be associated with a first bit having a first magnitude and the second plurality of legs may be associated with a second bit having a second magnitude, wherein the first magnitude may be greater than the second magnitude.

In some examples of the device or system described above, the first delay component may be configured to adjust the timing output of the first data relative to a timing output of the second data. Other examples of the device or system described above may also include a transmitter in electronic communication with the multi-leg driver, the transmitter configured to transmit each of the first data and the second data, wherein each of the first data and the second data includes multiple bits. Some examples of the device or system described above may also include a plurality of resistive components in electronic communication with at least one of the first plurality of legs and at least one of the second plurality of legs.

A method of operating a memory array may be described. The method may include determining a timing offset of multiple signal levels output from a transmitter in electronic communication with a multi-leg driver, wherein the multiple signal levels are based at least in part on first data output from a first plurality of legs of the multi-leg driver and second data output from a second plurality of legs of the multi-leg driver, wherein each of the first data and the second data include at least one bit, initiating an adjustment of a timing output of the first data based at least in part on the determined timing offset, the timing output of the first data being adjusted relative to a timing output of the second data, and receiving each of the multiple signal levels output from the transmitter based at least in part on the adjusted timing output of the first data.

In some examples of the method described above, each of the received multiple signal levels may be received during one clock cycle of a controller. In other examples of the method described above, the adjustment of the timing output may be based at least in part on the one clock cycle of the controller. Some examples of the method described above may further include processes, features, means, or instructions for initiating an adjustment of a timing output of the second data based at least in part on the determined timing offset, the timing output of the second data adjusted relative to the timing output of the first data. Other examples of the method described above may further include processes, features, means, or instructions for determining a timing offset of the received multiple signal levels. Some examples of the method described above may further include processes, features, means, or instructions for initiating an adjustment of the timing output of the first data, the second data, or both, based at least in part on the determination.

In some examples of the method described above, the adjustment of the timing output may be based at least in part on a lookup table value. In other examples of the method described above, the determination of the timing offset comprises multiplexing the first data via a first multiplexer and multiplexing the second data via a second multiplexer.

In one example, a device or system may include a multi-leg driver that comprises a first plurality of legs and a second plurality of legs, wherein the first plurality of legs is configured to output first data that includes at least one bit and the second plurality of legs is configured to output second data that includes at least one bit, a first delay component coupled with the first plurality of legs of the multi-leg driver, a controller configured to: determine a timing offset of each of the transmitted multiple signal levels, initiate an adjustment of a timing output of the first data by the first delay component based at least in part on the determined timing offset, and receive each of the transmitted multiple signal levels based at least in part on the adjusted timing output.

In some examples of the device or system described above, the controller may be further operable to: determine a timing offset of the received multiple signal levels. Some examples of the device or system described above may also include initiating an adjustment of a timing output of the first data in accordance with a clock cycle of the controller, wherein the adjustment may be based at least in part on the determined timing offset. In some examples of the device or system described above, the controller may be further operable to: initiate an adjustment of a timing output of the second data based at least in part on the adjusted timing output of the first data. In other examples, each of the adjusted timing output of the first data and the adjusted timing output of the second data may be based at least in part on a lookup table value. In some examples, the controller further comprises: a buffer, wherein the adjustment of the timing output of each of the first data and the second data may be based at least in part on a size of the buffer.

It should be noted that the methods described above describe possible implementations, and that the operations and the steps may be rearranged or otherwise modified and that other implementations are possible. Furthermore, examples from two or more of the methods may be combined.

Information and signals described herein may be represented using any of a variety of different technologies and techniques. For example, data, instructions, commands, information, signals, bits, symbols, and chips that may be referenced throughout the above description may be represented by voltages, currents, electromagnetic waves, magnetic fields or particles, optical fields or particles, or any combination thereof. Some drawings may illustrate signals as a single signal; however, it will be understood by a person of ordinary skill in the art that the signal may represent a bus of signals, where the bus may have a variety of bit widths.

As used herein, the term “virtual ground” refers to a node of an electrical circuit that is held at a voltage of approximately zero volts (0V) but that is not directly connected with ground. Accordingly, the voltage of a virtual ground may temporarily fluctuate and return to approximately 0V at steady state. A virtual ground may be implemented using various electronic circuit elements, such as a voltage divider consisting of operational amplifiers and resistors. Other implementations are also possible. “Virtual grounding” or “virtually grounded” means connected to approximately 0V.

The term “electronic communication” and “coupled” refer to a relationship between components that support electron flow between the components. This may include a direct connection between components or may include intermediate components. Components in electronic communication or coupled to one another may be actively exchanging electrons or signals (e.g., in an energized circuit) or may not be actively exchanging electrons or signals (e.g., in a de-energized circuit) but may be configured and operable to exchange electrons or signals upon a circuit being energized. By way of example, two components physically connected via a switch (e.g., a transistor) are in electronic communication or may be coupled regardless of the state of the switch (i.e., open or closed).

As used herein, the term “substantially” means that the modified characteristic (e.g., a verb or adjective modified by the term substantially) need not be absolute but is close enough so as to achieve the advantages of the characteristic.

The term “isolated” refers to a relationship between components in which electrons are not presently capable of flowing between them; components are isolated from each other if there is an open circuit between them. For example, two components physically connected by a switch may be isolated from each other when the switch is open.

The devices discussed herein, including memory array with memory cells 105, may be formed on a semiconductor substrate, such as silicon, germanium, silicon-germanium alloy, gallium arsenide, gallium nitride, etc. In some cases, the substrate is a semiconductor wafer. In other cases, the substrate may be a silicon-on-insulator (SOI) substrate, such as silicon-on-glass (SOG) or silicon-on-sapphire (SOP), or epitaxial layers of semiconductor materials on another substrate. The conductivity of the substrate, or sub-regions of the substrate, may be controlled through doping using various chemical species including, but not limited to, phosphorous, boron, or arsenic. Doping may be performed during the initial formation or growth of the substrate, by ion-implantation, or by any other doping means.

A transistor or transistors discussed herein may represent a field-effect transistor (FET) and comprise a three terminal device including a source, drain, and gate. The terminals may be connected to other electronic elements through conductive materials, e.g., metals. The source and drain may be conductive and may comprise a heavily-doped, e.g., degenerate, semiconductor region. The source and drain may be separated by a lightly-doped semiconductor region or channel. If the channel is n-type (i.e., majority carriers are electrons), then the FET may be referred to as a n-type FET. If the channel is p-type (i.e., majority carriers are holes), then the FET may be referred to as a p-type FET. The channel may be capped by an insulating gate oxide. The channel conductivity may be controlled by applying a voltage to the gate. For example, applying a positive voltage or negative voltage to an n-type FET or a p-type FET, respectively, may result in the channel becoming conductive. A transistor may be “on” or “activated” when a voltage greater than or equal to the transistor's threshold voltage is applied to the transistor gate. The transistor may be “off” or “deactivated” when a voltage less than the transistor's threshold voltage is applied to the transistor gate.

The description set forth herein, in connection with the appended drawings, describes example configurations and does not represent all the examples that may be implemented or that are within the scope of the claims. The term “exemplary” used herein means “serving as an example, instance, or illustration,” and not “preferred” or “advantageous over other examples.” The detailed description includes specific details for the purpose of providing an understanding of the described techniques. These techniques, however, may be practiced without these specific details. In some instances, well-known structures and devices are shown in block diagram form in order to avoid obscuring the concepts of the described examples.

In the appended figures, similar components or features may have the same reference label. Further, various components of the same type may be distinguished by following the reference label by a dash and a second label that distinguishes among the similar components. If just the first reference label is used in the specification, the description is applicable to any one of the similar components having the same first reference label irrespective of the second reference label.

Information and signals described herein may be represented using any of a variety of different technologies and techniques. For example, data, instructions, commands, information, signals, bits, symbols, and chips that may be referenced throughout the above description may be represented by voltages, currents, electromagnetic waves, magnetic fields or particles, optical fields or particles, or any combination thereof.

The various illustrative blocks and modules described in connection with the disclosure herein may be implemented or performed with a general-purpose processor, a DSP, an ASIC, an FPGA or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A general-purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices (e.g., a combination of a digital signal processor (DSP) and a microprocessor, multiple microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration).

The functions described herein may be implemented in hardware, software executed by a processor, firmware, or any combination thereof. If implemented in software executed by a processor, the functions may be stored on or transmitted over as one or more instructions or code on a computer-readable medium. Other examples and implementations are within the scope of the disclosure and appended claims. For example, due to the nature of software, functions described above can be implemented using software executed by a processor, hardware, firmware, hardwiring, or combinations of any of these. Features implementing functions may also be physically located at various positions, including being distributed such that portions of functions are implemented at different physical locations. Also, as used herein, including in the claims, “or” as used in a list of items (for example, a list of items prefaced by a phrase such as “at least one of” or “one or more of”) indicates an inclusive list such that, for example, a list of at least one of A, B, or C means A or B or C or AB or AC or BC or ABC (i.e., A and B and C). Also, as used herein, the phrase “based on” shall not be construed as a reference to a closed set of conditions. For example, an exemplary step that is described as “based on condition A” may be based on both a condition A and a condition B without departing from the scope of the present disclosure. In other words, as used herein, the phrase “based on” shall be construed in the same manner as the phrase “based at least in part on.”

Computer-readable media includes both non-transitory computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another. A non-transitory storage medium may be any available medium that can be accessed by a general purpose or special purpose computer. By way of example, and not limitation, non-transitory computer-readable media can comprise RAM, ROM, electrically erasable programmable read only memory (EEPROM), compact disk (CD) ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other non-transitory medium that can be used to carry or store desired program code means in the form of instructions or data structures and that can be accessed by a general-purpose or special-purpose computer, or a general-purpose or special-purpose processor. Also, any connection is properly termed a computer-readable medium. For example, if the software is transmitted from a website, server, or other remote source using a coaxial cable, fiber optic cable, twisted pair, digital subscriber line (DSL), or wireless technologies such as infrared, radio, and microwave, then the coaxial cable, fiber optic cable, twisted pair, digital subscriber line (DSL), or wireless technologies such as infrared, radio, and microwave are included in the definition of medium. Disk and disc, as used herein, include CD, laser disc, optical disc, digital versatile disc (DVD), floppy disk and Blu-ray disc where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above are also included within the scope of computer-readable media.

The description herein is provided to enable a person skilled in the art to make or use the disclosure. Various modifications to the disclosure will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other variations without departing from the scope of the disclosure. Thus, the disclosure is not limited to the examples and designs described herein, but is to be accorded the broadest scope consistent with the principles and novel features disclosed herein. 

What is claimed is:
 1. An apparatus, comprising: a multi-leg driver that comprises a first plurality of legs and a second plurality of legs, wherein the first plurality of legs is configured to output first data that includes at least one bit and the second plurality of legs is configured to output second data that includes at least one bit, wherein the first plurality of legs is associated with a first bit having a first magnitude and the second plurality of legs is associated with a second bit having a second magnitude, and wherein the first magnitude is greater than the second magnitude; a first multiplexer coupled with the first plurality of legs; a second multiplexer coupled with the second plurality of legs; a controller coupled with the multi-leg driver, the controller being configured to determine a timing offset between the first data and the second data; and a first delay component coupled with the first plurality of legs of the multi-leg driver, the first delay component being configured to adjust a timing output of the first data based at least in part on the timing offset.
 2. The apparatus of claim 1, further comprising: a second delay component coupled with the second plurality of legs of the multi-leg driver, the second delay component being configured to adjust a timing output of the second data based at least in part on the timing offset.
 3. The apparatus of claim 1, wherein the first delay component is a variable delay component located between the controller and the first multiplexer.
 4. The apparatus of claim 1, wherein the first delay component is configured to adjust the timing output of the first data relative to a timing output of the second data.
 5. The apparatus of claim 1, further comprising: a transmitter in electronic communication with the multi-leg driver, the transmitter configured to transmit each of the first data and the second data, wherein each of the first data and the second data includes multiple bits.
 6. The apparatus of claim 1, further comprising: a plurality of resistive components in electronic communication with at least one of the first plurality of legs and at least one of the second plurality of legs. 